



## Video decoding: SDI interface implementation & H.264/AVC bitstream decoder hardware architecture design and implementation

Student Name: Department: School supervisor: Advisor: Academic year: Mr. Vicheka PHOR CAMSI Mr. Jacques JORDA Mr. Phillip WEISSFLOCH 2013-2014



05/09/2014

## **OUTLINE**

- I. Objectives
- II. SDI video interface implementation
  - II.1 Tri-Rate SDI PHY IP Pass-through sample design
  - II.2 SDI video interface implementation on LT-125 board
- III. H.264/AVC bitstream decoder hardware architecture design and implementation
  - III.1 H.264/AVC data stream structure
  - III.2 H.264/AVC bitstream decoder hardware architecture
  - III.3 FLC, Exp-Golomb, CAVLD decoding
  - III.4 Development progress
  - III.5 Tools used in the FPGA development flow design
  - III.6 Simulation and results

IV. Conclusion

## I. Objectives

SDI (Serial Digital Interface) video interface implementation:

Π

II.1 II.2

- implementation of a Lattice tri-rate SDI PHY IP core on a Lattice FPGA of the Enciris LT-125 board
- H.264/AVC bitstream decoder hardware architecture design and implementation



## **II. SDI video interface implementation**

> Objective:

Ι

- 3G/HD/SD SDI video input functionality on LT-125 board
- > What was done:
  - Use of Lattice tri-rate SDI PHY IP core
  - Study of the Lattice tri-rate SDI PHY IP Pass-through demo
  - Adding of several blocks: Sync-signals, sdi\_422to444, and YCrCb to RGB converter block



Ι

## II.1 Tri-Rate SDI PHY IP Pass-through sample design



II.1 II.2

II

Ι

III III.1 III.2 III.3 III.4 III.5 III.6

#### II.2 SDI video interface implementation



6



# III. H.264/AVC bitstream decoder hardware architecture design and implementation

- Objective:
  - develop a custom H.264 bitstream decoder for Enciris encoder (high bit rate: 50 Mbit/s; 1080p30)



Ι

III III.1 III.2 III.3 III.4 III.5 III.6 IV

## III.1 H.264/AVC data stream structure



	II
II.1	II.2

Ι

#### III.2 H.264/AVC bitstream decoder hardware architecture



## III.3 FLC, Exp-Golomb, CAVLD decoding

FLC (	5 bits)		Exp-G	olomb
code_num	Codeword		code_num	Codeword
0	00000		0	1
1	00001		1	010
2	00010		2	011
3	00011		3	00100
4	00100		4	00101
5	00101		5	00110
6	00110		6	00111
7	00111		7	0001000
8	01000		8	0001001
4x4 block:		efficients $\rightarrow 2$	24 bits 00100011100	<i>CAVL</i>
	24 bi	ts →16 coeffi	cients	CAVLL
00001	000111001	011110110	1	4x4 block:

#### CAVLC/CAVCD :

Ι

different sets of variable-length codes are chosen depending on the statistics of recently-coded coefficients

000010001110010111101101 ==

10

Ι

#### III.4 Development progress



IV

11

Ι

III.5 Tools used in the FPGA development flow design



Ι

Ш Ш.1 Ш.2 Ш.3 Ш.4 Ш.5 Ш.6

## III.6 Simulation and results



Ι

III III.1 III.2 III.3 III.4 III.5 III.6

#### III.6 Simulation and results

Example of a video H.264 test file used in the simulations in ActiveHDL



Ι

III III.1 III.2 III.3 III.4 III.5 **III.6** 

## III.6 Simulation and results

Active-HDL 9.3 (dec_h264 ,dec_h264) - untitled.awc				al XX
<u>File Edit Search View Workspace Design Simula</u>	ation <u>W</u> aveform <u>T</u> ools <u>W</u> indow <u>H</u> elp			
	MM 🙂 🔿 🖾 🚳 🔯 🗠 🕸 🖄 🕨 🕨 🕨 100 ns 🚍 44 🔳	⊲ ⊪ ⊽≡ ि≡ ਰ≡	3 400ns + 2	
Design Browser	<b>                                </b>	) * / <b>*</b> /* /* /* <u> </u>		
tb_bsd 💌	Signal name	Value	<u> </u>	3400 ns
OUpsorted	/tb_bsd/U_bsd/CLK	1 to 0		15
Workensen 'der h264': 1 derign(r)	- Itb_bsd/U_bsd/DIN	65	68 X CE X 3C X 60 X 00 X 01 X 65	-
Jan Loca	►/tb_bsd/U_bsd/DIN_EMPTY	0		
⊡u∰ dec_n204	<ul> <li>/tb_bsd/U_bsd/DIN_FETCH</li> </ul>	0		
Add New File	<ul> <li>/tb_bsd/U_bsd/FIRST_MB_COL</li> </ul>	1		
1	<ul> <li>/tb_bsd/U_bsd/FIRST_MB_ROW</li> </ul>	1		
2 🕀 🖆 🖢 bsd.v	<ul> <li>/tb_bsd/U_bsd/IS_MB_FIRST</li> </ul>	1		
3 ⊕ 🗐 √ tb_clock.v	<ul> <li>/tb_bsd/U_bsd/IS_MB_LAST</li> </ul>	0		
4 ⊕ <b>≝</b> √ sps.v	<ul> <li>/tb_bsd/U_bsd/LAST_MB_COL</li> </ul>	0		_
5 ⊕ 🗐 🗸 tb read bitstream.v	• /tb_bsd/U_bsd/LAST_MB_ROW	0		
- IIII) kk verilog trace.txt		16	01 X 2C X 16	
- kk test ba skin 264		00	00	
		00	00	
te_v tb_nc_compute_stimuli.v		12	01 / 16 / 08 / 12	
7 🕀 🖻 🗸 mb_residual.v	# /tb_bsd/U_bsd/NamedSignal_FIRST_MB_COL	1		_
────────────────────────────────────	# /tb_bsd/U_bsd/NamedSignal_FIRST_MB_ROW	1		-
– kk_trace_dec_hp_skip.txt		0	0	
8 ⊕ 🗐 🗸 slice_header.v	# /tb_bsd/U_bsd/NamedSignal_IS_MB_LAST	0		
9 🕀 🗐 ! tb_bsd.v		00	00	
kk test mp.264	<ul> <li>/tb_bsd/U_bsd/ODD_MB_COL</li> </ul>	0		
- kk test lt101 1920x1088 1.264	# /tb_bsd/U_bsd/PinSignal_U_bit_buffer_flc_vld	0		
10 H / / hit huffer v		0001	0000 <u>X_0004 XX_0001 X0000 X0001 XX_0001 XX_0000</u> XXX_0001 XX_000	01
A hadde a hard	# /tb_bsd/U_bsd/PinSignal_U_bit_buffer_if_exp_golomb_fetch	0		
- n204_function_pkg.v	# /tb_bsd/U_bsd/PinSignal_U_bit_buffer_if_exp_golomb_sel	0		
- kk_trace_dec_hp.txt	# /tb_bsd/U_bsd/PinSignal_U_bit_buffer_if_flc_fetch	1		ப
11 ⊕ C √ bit_buffer_if.v		01		C(
kk_test_hp.264	# /tb_bsd/U_bsd/PinSignal_U_bit_buffer_not_full	1		_
<ul> <li>kk_foreman_cif_rec_new.264</li> </ul>		0000	0001 X X 0026 X 0011 X X 0000 X 0001 X X 0000 X 0000	
12 🕀 🖆 🗸 start_code.v	# /tb_bsd/U_bsd/PinSignal_U_bit_buffer_o_exp_golomb_vld	0		
13 🕀 🗐 🗸 nnz_1024x5_dp_ram_ebr.v		0		_
14 H J nc computery	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_enable_mb_residual	0		
15 H / macter frm v	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_enable_mbl_hdr	0		
	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_enable_pps	1		_
10 P PS.V	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_enable_seq	0		
Add New Library	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_enable_slice_header	0		
eta dec_h264 library	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_first_mb_col	1		_
⊕ ovi_ecp31 library	# /tb_bsd/U_bsd/PinSignal_U_master_fsm_first_mb_row	1		_
	Cursor 1			3 400 ns
			4	•••
۰			Way	ve.asdb SIM
📄 Files /🐉 Structure 🛵 Resources	/ 🗐 master fsm.v 🎁 libraries 👍 tb read bit 🙀 untitled.awc 🥒			
• run 100 ns				*
• # KEKNEL: stopped at time: 3200 ns				
KERNEL: stopped at time: 3300 ns				
o run 100 ns				
KERNEL: stopped at time: 3400 ns				-
>				
Console /				
				NULLA TAIC

I

III III.1 III.2 III.3 III.4 III.5 **III.6** 

## III.6 Simulation and results

Simulation results for SPS layer in Active HDL		1		Trace file JM ITU-	created by -T C code	
► /tb_bsd/U_sps/rst	0					
► /tb_bsd/U_bsd/U_sps/clk	1					
/tb_bsd/U_bsd/U_sps/enable_seq	1		trace_	dec.txt 🗵		
	12		1			
	100		2	SPS: profile_idc	01100100	(100)
/tb_bsd/U_bsd/U_sps/r_constraint_set0_flag	0		3	SPS: constrained_set0_flag	0	(0)
/tb_bsd/U_bsd/U_sps/r_constraint_set1_flag	0	•	4	SPS: constrained_set1_flag	0	(0)
/tb_bsd/U_bsd/U_sps/r_constraint_set2_flag	0		5	SPS: constrained_set2_flag	0	(0)
/tb_bsd/U_bsd/U_sps/r_constraint_set3_flag	0		6	SPS: constrained_set3_flag	0	(0)
	0		7	SPS: reserved_zero_4bits	0000	(0)
	30		8	SPS: level_idc	00011110	( 30)
	0		9	SPS: seq_parameter_set_id	1	(0)
	1		10	SPS: chroma_format_idc	010	(1)
	0		11	SPS: bit_depth_luma_minus8	1	( 0)
	0		12	SPS: bit_depth_chroma_minus8	1	(0)
# /tb_bsd/U_bsd/U_sps/r_qpprime_y_zero_transform_bypass_flag	0		13	SPS: lossless_qpprime_y_zero_flag	0	( 0)
/tb_bsd/U_bsd/U_sps/r_seq_scaling_matrix_present_flag	0		14	SPS: seq_scaling_matrix_present_flag	0	(0)
	12		15	SPS: log2_max_frame_num_minus4	0001101	(12)
	0		16	SPS: pic_order_cnt_type	1	(0)
	12		17	SPS: log2_max_pic_order_cnt_lsb_minus4	0001101	(12)
	1		18	SPS: num_ref_frames	010	(1)
/tb_bsd/U_bsd/U_sps/r_gaps_in_frame_num_value_allowed_flag	0		19	SPS: gaps_in_frame_num_value_allowed_fla	ig O	(0)
	21		20	SPS: pic_width_in_mbs_minus1	000010110	(21)
	17		21	SPS: pic_height_in_map_units_minus1	000010010	(17)
/tb_bsd/U_bsd/U_sps/r_frame_mbs_only_flag	1		22	SPS: frame_mbs_only_flag	1	(1)
/tb_bsd/U_bsd/U_sps/r_direct_8x8_inference_flag	0		23	SPS: direct_8x8_inference_flag	0	(0)
/tb_bsd/U_bsd/U_sps/r_frame_cropping_flag	0		24	SPS: frame_cropping_flag	0	(0)
/tb_bsd/U_bsd/U_sps/r_vui_parameters_present_flag	0		25	SPS: vui_parameters_present_flag	0	( 0)
<pre>/tb_bsd/U_bsd/U_sps/r_valid_seq</pre>	1	1.1	0.0			1
						/ 16

Ι

III III.1 III.2 III.3 III.4 III.5 **III.6** 

## III.6 Simulation and results

🣔 kk	verilog_trace.txt - Notepad++			2 M. 100.00	100				1.000	
File	Edit Search View Encoding Language Set	ings Macro Run Plugins Window ?						_		Х
	ABBBBBBBB	Trace file created by	💹 🔊 💽 🔳	🖌 📑 💻 🕿 🔺 🗢 🗷 🖛 💥 🔄 🤎	📄 🝸 🔶	• 🔶 🛶 📫 🔮 🙋 🗢 📑 📑	Trace file created h	ny l		Search Menu & Preferen
-							The file created b	.y		1
🖹 kk	_verilog_trace.txt 🗵	AtiveHDL			🔡 🔚 trace	e_dec.txt 🛛	JM ITU-T C code			
1					1					A
2	SPS: profile_idc		01100100 (10	0)	2	SPS: profile_idc		01100100 (	100)	
3	SPS: constrained_set0_flag		0 (	0)	3	SPS: constrained_set0_f1	ag	0 (	0)	
4	SPS: constrained_set1_flag		0 (	0)	4	SPS: constrained_set1_fla	ag	0 (	0)	
5	SPS: constrained_set2_flag		0 (	0)	5	SPS: constrained_set2_fla	ag	0 (	0)	
6	SPS: constrained_set3_flag		0 (	0)	6	SPS: constrained_set3_fla	ag	0 (	0)	
7	SPS: reserved_zero_4bits		0000 (	0)	7	SPS: reserved_zero_4bits		0000 (	0)	
8	SPS: level_idc		00011110 ( 3	0)	8	SPS: level_idc		00011110 (	30)	
9	SPS: seq_parameter_set_id		1 (	0)	9	SPS: seq_parameter_set_i	d	1 (	0)	
10	SPS: chroma_format_idc		010 (	1)	10	SPS: chroma_format_idc		010 (	1)	
11	SPS: bit_depth_luma_minus8		1 (	0)	11	SPS: bit_depth_luma_minus	38	1 (	0)	
12	SPS: bit_depth_chroma_minus8		1 (	0)	12	SPS: bit_depth_chroma_min	nus8	1 (	0)	
13	SPS: lossless_qpprime_y_zero_flag	3	0 (	0)	13	SPS: lossless_qpprime_y_	zero_flag	0 (	0)	
14	SPS: seq_scaling_matrix_present_f	flag	0 (	0)	14	SPS: seq_scaling_matrix_	present_flag	0 (	0)	
15	SPS: log2_max_frame_num_minus4		0001101 ( 1	2)	15	SPS: log2_max_frame_num_	minus4	0001101 (	12)	
16	SPS: pic_order_cnt_type		1 (	0)	16	SPS: pic_order_cnt_type		1 (	0)	
17	SPS: log2_max_pic_order_cnt_lsb_m	ninus4	0001101 ( 1	2)	17	SPS: log2_max_pic_order_	cnt_lsb_minus4	0001101 (	12)	
18	SPS: num_ref_frames		010 (	1)	18	SPS: num_ref_frames		010 (	1)	
19	SPS: gaps_in_frame_num_value_allo	owed_flag	0 (	0)	19	SPS: gaps_in_frame_num_v	alue_allowed_flag	0 (	0)	
20	SPS: pic_width_in_mbs_minus1		000010110 ( 2	1)	20	SPS: pic_width_in_mbs_min	nus1	000010110 (	21)	
21	SPS: pic_height_in_map_units_minu	181	000010010 ( 1	7)	21	SPS: pic_height_in_map_u	nits_minus1	000010010 (	17)	
22	SPS: frame_mbs_only_flag		1 (	1)	22	SPS: frame_mbs_only_flag		1 (	1)	
23	SPS: direct_8x8_inference_flag		0 (	0)	23	SPS: direct_8x8_inference	e_flag	0 (	0)	
24	SPS: frame_cropping_flag		0 (	0)	24	SPS: frame_cropping_flag		0 (	0)	
25	SPS: vui_parameters_present_flag		0 (	0)	25	SPS: vui_parameters_pres	ent_flag	0 (	0)	
26					26					
27	PPS: pic_parameter_set_id		1 (	0)	27	PPS: pic_parameter_set_i	d	1 (	0)	
28	PPS: seq_parameter_set_id		1 (	0)	28	PPS: seq_parameter_set_i	d	1 (	0)	
29	PPS: entropy_coding_mode_flag		0 (	0)	29	PPS: entropy_coding_mode	flag	0 (	0)	
30	PPS: bottom_field_pic_order_in_fr	rame_present_flag	0 (	0)	30	PPS: bottom_field_pic_or	der_in_frame_present_flag	0 (	0)	
31	PPS: num_slice_groups_minus1		1 (	0)	31	PPS: num_slice_groups_min	nusl	1 (	0)	
32	PPS: num_ref_idx_10_default_activ	ve_minus1	1 (	0)	32	PPS: num_ref_idx_10_activ	ve_minus1	1 (	0)	
33	PPS: num_ref_idx_11_default_activ	ve_minus1	1 (	0)	33	PPS: num_ref_idx_11_activ	ve_minus1	1 (	0)	
34	PPS: weighted_pred_flag		0 (	0)	34	PPS: weighted_pred_flag		0 (	0)	
35	PPS: weighted_bipred_idc		00 (	0)	35	PPS: weighted_bipred_idc		00 (	0)	
36	PPS: pic_init_qp_minus26		1 (	0)	36	PPS: pic_init_qp_minus26		1 (	0)	
37	PPS: pic_init_qs_minus26		1 (	0)	37	PPS: pic_init_qs_minus26		1 (	0)	
38	PPS: chroma_qp_index_offset		1 (	0)	38	PPS: chroma_qp_index_off:	set	1 (	0)	
39	PPS: deblocking_filter_control_pr	resent_flag	1 (	1)	39	PPS: deblocking_filter_c	ontrol_present_flag	1 (	1)	
40	PPS: constrained_intra_pred_flag		0(	0)	40	PPS: constrained_intra_p	red_flag	0 (	0)	
41	PPS: redundant_pic_cnt_present_f1	Lag	υ (	0)	91	PPS: redundant_pic_cnt_p	resent_flag	υ (	U)	
42	CU, first wh in alice			0)	92	SU, first wh in ali			0)	
43	an: first_mp_in_slice		) 1 (	0)	93	Sh: first_mD_in_Siice		1 (	0)	
44	SH. SIICE_type		1 (	2)	44	SH. Birce_type		011 (	2) 0)	
40	SH. pro_parameter_Set_10	000	)	0)	40	SH: frame num		1	( 0)	
47	SH: idr pic id	000	000000000000000000000000000000000000000	0)	47	SH: idr nic id		1 /	0)	
48	SH: nic order ont lab	000	000000000000000000000000000000000000000	0)	48	SH: nic order ont lab		000000000000000000000000000000000000000	(0)	
1 20	SHI SIG DIGET GHG ISD	000	0000000000000000	¥7	101 30	on. Die bider ent 13b		000000000000000000000000000000000000000		

Ι

## III.6 Simulation and results

Design Summary	Lattice Mapping Report File for Design Module 'tb_bsd'				
<ul> <li>Project</li> <li>Project Summary</li> <li>Process Reports</li> <li>Synplify Pro</li> </ul>	Design Information		Lattice FPGA_LFE3-150EA-6FN1156C		
<ul> <li>Map</li> <li>Place &amp; Route</li> <li>Signal/Pad</li> <li>Bitstream</li> <li>Analysis Reports</li> <li>Map Trace</li> <li>Place &amp; Route Trace</li> <li>V Timing Analysis</li> <li>Tool Reports</li> <li>Do CEO Acute in</li> </ul>	Command line: map -a LatticeLCP3 -p LrE3-150LA -t FrEGALIS6 -8 6 -C Commercial h264_dec.prf -mp h264_dec_h264_dec_map.ncd -p h264_dec_h264_dec.prf -mp h264_dec_h264_dec_mrp C:/Users/ENCIRIE _INTERNSHIP_FILES/KK_Diamond/kk_diamond_h264_dec_v1/h264_dec.lpf Target Vendor: LATTICE Target Device: LFE3-150EAFPBGA1156 Target Performance: 6 Mapped on: 08/14/14_13:56:21 Design Summary	Number of registers: Number of SLICEs: Number of LUT4s:	468 / 115296 (0 %)         535 / 74520 (1 %)         852 / 149040 (1 %)		
<ul> <li>I/O SSO Analysis</li> <li>Hierarchy Parsing Report</li> <li>Run BKM Check</li> <li>PIO DRC</li> <li>M TCL Command Log</li> <li>✓ Messages</li> <li>✓ All Messages</li> <li>✓ User Defined Filters</li> </ul>	<pre>Number of registers: 468 out of 115296 (0%) PFU registers: 460 out of 111780 (0%) PFU registers: 8 out of 3516 (0%) Number of SLICEs: 535 out of 74520 (1%) SLICEs as Logic/ROM: 529 out of 74520 (1%) SLICEs as Carry: 61 out of 14220 (0%) SLICEs as Carry: 61 out of 74520 (0%) Number of LUT4s: 852 out of 149040 (1%) Number of logic LUTs: 718 Number of distributed RAM: 6 (12 LUT4s) Number of filt registers: 0 Number of FIO sites used: 12 out of 586 (2%) Number of PIO SILES 0 out of 2 (0%) Number of DLLs: 0 out of 2 (0%) Number of DLLs: 0 out of 2 (0%) Number of CLKDIVS: 0 out of 2 (0%)</pre>	Preference Summary <ul> <li>FREQUENCY FORT "CLK" 150.000000 MHz (0 errors) <ul> <li>0 items scored, 0 timing errors detected.</li> </ul> </li> <li>Report: 684.932MHz is the maximum frequency for this preference.</li> <li>FREQUENCY NET "CLK_c" 150.000000 MHz (0 errors) <ul> <li>4096 items scored, 0 timing errors detected.</li> </ul> </li> <li>Report: 198.334MHz is the maximum frequency for this preference.</li> </ul>			
	<pre>JTAG used : No Readback used : No Oscillator used : No Startup used : No Notes:- 1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number distributed RAMs) + 2*(Number of ripple logic) 2. Number of logic LUT4s does not include count of distributed ripple logic.</pre>	of RAM and	Design can run o frequency of <b>198</b> the clock constra	n the maximum .334 MHz with int of 150 MHz	

Ι

III III.1 III.2 III.3 III.4 III.5 III.6

## **IV.** Conclusion

- Accomplished the first task on the implementation of a Lattice tri-rate SDI PHY IP core on the Enciris LT-125 board, provided an SMPTE 3G/HD/SD SDI video input functionality on the board.
- Because of lacking time and because of the complexity of CAVLD decoding, we can at the present manage to design the bitstream decoder which can decode the SPS, PPS, Slice header, and Macroblock header layer of the bitstream and which can run on the Lattice FPGA device LFE3-150EA-6FN1156C with the maximum frequency of 198.334 MHz where the clock constraint is 150 MHz.

## **THANKS FOR YOUR ATTENTION**

## ANNEXE



## SERDES

#### **IPexpress - SERDES**



## IPexpress - Tri-rate SDI IP Core

Configuration Gener	rate Log	
Tri-Ra	ite SDI PHY	PHY \ Custom Format \ Advanced \
→rxdata[19:0] →rx_clk	pd_out[19:0] pdo_clk vid_active vid_format[1:0] frame_format[2:0] trs_out field vblank	PHY Function Tx C Rx C Both 3G Level-B option Enable 3G Level-B 3G/HD Transmit Options LN Insertion
─→rx_full_clk ≪─rx_hd_sdn	In1_out[10:0] eav_error sav_err y1_crc_error c1_crc_error	CRC Insertion CRC Insertion ⓒ Off ⊂ On
-≪— rx_tg_hdn	rx_rate[2:0] ◀━━ pd_in[19:0] ◀━━	SD Transmit Options □ LDR path for SD □ Include PLL for LDR □ 10 bits mode for SD Tx □ Separate data input for SD SD data width ○ 8 bits ○ 10 bits ○ Dynamic 8/10 bits 3G/HD Receive option VPID extraction ○ Off ○ On
	pdi_cik, tx_half_cik, trs_in hd_sdn_in	SD Receive options I to bits mode for SD Rx Optional ports Clock enable port
txdata[19:0]		
	Ger	nerate Close Help

YC<sub>b</sub>C<sub>r</sub> 422 vs 444 sample











## RGB to $YC_bC_r$



#### Flow of bitstream implementation



## Introduction to FPGA Hardware Concepts (FPGA Module)



#### LUT

A lookup table (LUT) is used to transform the input data into a more desirable output format.

A lookup table (LUT) is a fast way to realize a complex function in digital logic. The address is the function input, and the value at that address is the function output. The advantage is that computing the function only takes a single memory lookup regardless of the complexity of the function, so is very fast. The disadvantage is that it takes memory, especially if you need high resolution for the function input.

For example, SIN is often implemented as a table lookup. If 10 bit angles are good enough resolution, then the whole function can be implemented as a lookup table with 1024 entries. (Actually in the case of SIN, only 1/4 cycle is stored then negated or indexed backwards depending on the actual quadrant, but that is a aside specific to SIN). The function input can also be a combination of different input variables with the result expressed as a single integer. For example, a 4 x 4 bit multiply can be implemented as a lookup table of 256 values. The 8-bit table address can be the two 4-bit input values concatenated.

## The look-up-table (LUT)

## • Building the PFU from the inside out...

- Nearly all FPGAs are based on a Look-Up-Table plus Register. Most are a LUT4. Aka LUT4+REG.
- A 4-input LUT is just a 16-bit ROM, with 4 'address' bits (ABCD) and a 'data' bit (F).
- By programming the ROM, any 4 input logic functions can be formed.
  - Or it can be a simple ROM.



('q' values are programmable SRAM memory bits that are determined through the design synthesis process)

## **Building 'Slices'**

Pairs of LUT+REG are grouped together with extra RAM/Ripple logic to form SLICEs.

From

Routing

Each Slice consists of:

- **Two 4-Input LUTs**
- **Two Registers**
- Arithmetic Logic circuits
- **Circuitry to support simple** RAM móde

**Slice Inputs:** 

- LUT Inputs: A, B, C, D
- Multi-Purpose Inputs: M
- Fast Carry Input: FCI
- Register Control Inputs: CLK, CE, LSR

#### Slice Outputs:

- LUT Outputs: F
- **Register Outputs: Q**
- Wide Function Outputs: OFX
- Fast Carry Output: FCO



For Slices 0 and 1, memory control signals are generated from Slice 2 as follows:

- WCK is CLK
- WRE is from LSR
- DI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2

WAD [A:D] is a 4-bit address from slice 2 LUT input

#### H.264/AVC bitstream decoder hardware architecture



## CAVLD decoding



Table 9-5 – coeff\_token mapping to TotalCoeff( coeff\_token ) and TrailingOnes( coeff\_token )

TrailingOnes ( coeff_token )	TotalCoeff ( coeff_token )	0 <= nC < 2	2 <= nC < 4	4 <= nC < 8	8 <= nC	nC = = -1	nC = = -2
0	0	1	11	1111	0000 11	01	1
0	1	0001 01	0010 11	0011 11	0000 00	0001 11	0001 111
1	1	01	10	1110	0000 01	1	01
0	2	0000 0111	0001 11	0010 11	0001 00	0001 00	0001 110
1	2	0001 00	0011 1	0111 1	0001 01	0001 10	0001 101
2	2	001	011	1101	0001 10	001	001
0	3	0000 0011 1	0000 111	0010 00	0010 00	0000 11	0000 0011 1
1	3	0000 0110	0010 10	0110 0	0010 01	0000 011	0001 100
2	3	0000 101	0010 01	0111 0	0010 10	0000 010	0001 011
3	3	0001 1	0101	1100	0010 11	0001 01	0000 1
0	4	0000 0001 11	0000 0111	0001 111	0011 00	0000 10	0000 0011 0
1	4	0000 0011 0	0001 10	0101 0	0011 01	0000 0011	0000 0010 1
2	4	0000 0101	0001 01	0101 1	0011 10	0000 0010	0001 010
3	4	0000 11	0100	1011	0011 11	0000 000	0000 01
0	£	0000 0000 111	0000 0100	0001.011	0100.00		0000 0001 11

## Node-Leaf method algorithm



Table 9-7 : to			JCK3 WITH TOTAICOCI	Incoch_token	,10		
			Num that	ber of table in columns			
TotalCoeff(co	oeff_tok	ken) = 1			5	x 8 en	tries
			Bin with don't				
			cares (9 bits				Node (
total_zeros	Len	Bin	width)	1	2	2	
15	9	00000001	00000001	000	000	061	A
14	9	00000010	00000010	000	000	010	Node 1
13	9	00000011	00000011	000	000	011	
12	8	00000010	00000010X	000	000	10X	Nodo
11	8	00000011	00000011X	000	000	11X	NOUE 2
10	7	0000010	0000010XX	000	001	OXX	
9	7	0000011	0000011XX	000	001	1XX	Node :
8	6	000010	000010XXX	000	010		
7	6	000011	000011XXX	000	011	/	Node 4
6	5	00010	00010XXXX	000	10X		
5	5	00011	00011XXXX	000	11X		
4	4	0010	0010XXXXX	001	OXX		
3	4	0011	0011XXXXX	001	1XX		
2	3	010	010XXXXXX	010			
1	3	011	011XXXXXX	011			
0	1	1	1XXXXXXXXX	1XX			

#### CAVLD decoding



## (0) nC



## Step (1) to (6)



## Step (1) to (6)



#### File .264 Analyse



## File .264 Analyse



## Lattice FPGA LFE3-150EA-6FN1156C

Project Properties	frames (Strengt)	1.1.1.10		8 ×
⊿ [ h264_dec ▲	Part Name: 1552,1505			
LFE3-150EA-6FN1156C	Partivalle. LFE3-130	A-OFNIISOC		
⊿ 🗄 h264_dec				
h264_dec/source/bit_buffer.v	Family	LatticeECD2	Device Information:	
h264_dec/source/bit_buffer_if.v	ranniy.	LatuceCPS	Voltage:	1.2V
h264_dec/source/bsd.V	Device:	LFE3-150EA	LUT:	149040
h264_dec/source/h264_function_r  ≡	Performance grade():	6	Registers:	111780
h264_dec/source/master_fsm.v	r en tormance grade ().	•	FBR Bits:	6.85M
h264_dec/source/mb_hdr.v	Package type:	FPBGA1156	EBR Blocks	372
h264_dec/source/mb_residual.v	Operating condition:	COM	Dist DAM:	206.254
h264_dec/source/nC_compute.v			DISCICALIT.	290,231
h264_dec/source/nnz_1024x5_dp_i			DSF:	10
h264_dec/source/pps.v			PLL:	10
h264_dec/source/slice_header.v			DLL:	2
h264_dec/source/sps.v			PCS:	4
h264_dec/source/start_code.v			PIO Cells:	644
h264_dec/source/tb_bsd.V			APIO:	72
h)64 dec/source/thins compute	Online Data Sheet for D	levice	PIO Pins:	586
			ОК	Cancel
USCIIIator used . NO				

## Simulation results of block SPS in ActiveHDL

/tb_bsd/U_bsd/U_sps/rst	0		
► /tb_bsd/U_bsd/U_sps/clk	1		
/tb_bsd/U_bsd/U_sps/enable_seq	1		11
	12	00 X 01 X 02 X 03 X 04 X 05 X 06 X 07 X 08 X 09 X 0A X 08 X 0C X 0D X 0E X 0F X 10 X	χ00
	100	0 100	
/tb_bsd/U_bsd/U_sps/r_constraint_set0_flag	0		
/tb_bsd/U_bsd/U_sps/r_constraint_set1_flag	0		
/tb_bsd/U_bsd/U_sps/r_constraint_set2_flag	0		
/tb_bsd/U_bsd/U_sps/r_constraint_set3_flag	0		
	0	0 )()()	
	30	0 <b>X</b> 30	
	0	0 (14)	
	1	0 X 1	
	0	• <u>X</u> )( •	
	0	0	
/tb_bsd/U_bsd/U_sps/r_qpprime_y_zero_transform_bypass_flag	0		
/tb_bsd/U_bsd/U_sps/r_seq_scaling_matrix_present_flag	0		
	12	0 <b>X 5 X 0</b> 12	
	0	0	
	12	0 12	
	1	·	1
/tb_bsd/U_bsd/U_sps/r_gaps_in_frame_num_value_allowed_flag	0		
	21	0 (43)	21
	17	°	17
/tb_bsd/U_bsd/U_sps/r_frame_mbs_only_flag	1		
/tb_bsd/U_bsd/U_sps/r_direct_8x8_inference_flag	0		
/tb_bsd/U_bsd/U_sps/r_frame_cropping_flag	0		
/tb_bsd/U_bsd/U_sps/r_vui_parameters_present_flag	0		
<pre># /tb_bsd/U_bsd/U_sps/r_valid_seq</pre>	1		